

In re Patent Application of:

DELOW ET AL.

Serial No. 10/817,148

Filed: **APRIL 2, 2004**

In the Claims:

This listing of claims replaces all prior versions and listings of claims in the application.

1. (Previously presented) A semiconductor integrated circuit to execute application code to be received from a memory via external connections, comprising:

a processor to execute the application code from the memory;

an internal bus to provide the application code to the processor from the memory;

a verifier processor to receive the application code via the internal bus, wherein the verifier processor continually processes the application code using a verification function while the processor executes the application code from the memory independently of the verifier processor, and to impair the function of the integrated circuit in an event that the application code does not satisfy the verification function; and

an instruction monitor to monitor code requests issued by the processor and to impair the function of the integrated circuit unless addresses of the code requests fall within a given range.

2. (Previously presented) The semiconductor integrated circuit according to claim 1 further comprising an internal memory; wherein the given range is stored in the internal memory.

In re Patent Application of:

DELLOW ET AL.

Serial No. **10/817,148**

Filed: **APRIL 2, 2004**

3. (Previously presented) The semiconductor integrated circuit according to claim 1 wherein the given range is derived by the verifier processor during a first check of the memory.

4. (Previously presented) The semiconductor integrated circuit according to claim 3 wherein the application code in memory comprises a linked list; and wherein the given range comprises a table of linked list addresses.

5. (Previously presented) The semiconductor integrated circuit according to claim 3 wherein the verifier processor is to impair the function of the integrated circuit if the verification function is not completed for one complete cycle of the linked list within a predetermined time.

6. (Previously presented) The semiconductor integrated circuit according to claim 1 wherein the verifier processor is to receive pause and stop requests and is configured so that any pause and stop request is ineffective during a first check of the code.

7. (Previously presented) The semiconductor integrated circuit according to claim 1 wherein the verifier processor is paused for only a predetermined time.

8. (Previously presented) The semiconductor integrated

In re Patent Application of:

DELLOW ET AL.

Serial No. **10/817,148**

Filed: **APRIL 2, 2004**

circuit according to claim 1 wherein if the application codes does not satisfy the verification function, a reset signal is asserted after a predetermined time.

9. (Previously presented) The semiconductor integrated circuit according to claim 8 wherein a status signal is set and stored to indicate that the code does not satisfy the verification function before the reset signal is asserted.

10. (Previously presented) The semiconductor integrated circuit according to claim 1 wherein the verification function includes a hash function on the application code.

11. (Previously presented) The semiconductor integrated circuit according to claim 1 wherein the verifier processor is to receive a stored secret from the memory; and wherein the verification function comprises a comparison of the secret and the processed application code.

12. (Previously presented) The semiconductor integrated circuit according to claim 1 wherein the verification function comprises:

- hashing the application code to produce hashed code;
- retrieving a signature of the application code from a signature store within the memory; and
- verifying the hashed code and the signature using a

In re Patent Application of:

DELOW ET AL.

Serial No. **10/817,148**

Filed: **APRIL 2, 2004**

public key.

13. (Previously presented) The semiconductor integrated circuit according to claim 1 wherein the verifier processor comprises a stop input; and wherein the verifier processor is to restart a given time period after a stop and does not stop again until completing the verification function on the application code at least once.

14. (Previously presented) The semiconductor integrated circuit according to claim 1 wherein the verifier processor is to request portions of the application code from the memory at intervals between requests by the processor for portions of the application code.

15. (Previously presented) The semiconductor integrated circuit according to claim 14 wherein the verifier processor is to request portions of application code at less frequent intervals than the processor.

16. (Previously presented) The semiconductor integrated circuit according to claim 14 wherein the verifier processor is to request portions of the application code at pseudo random times.

17. (Previously presented) The semiconductor

In re Patent Application of:

DELOW ET AL.

Serial No. **10/817,148**

Filed: **APRIL 2, 2004**

integrated circuit according to claim 14 wherein the verifier processor is to carry out read requests at a faster rate during a first check than in subsequent checks.

18. (Previously presented) The semiconductor integrated circuit according to claim 1 wherein impairing the function of the integrated circuit comprises resetting the integrated circuit.

19. (Previously presented) A semiconductor integrated circuit to execute application code to be received from a memory, comprising:

a processor to execute the application code from the memory;

an internal bus connected to the processor to provide the application code to the processor from the memory;

a verifier processor to receive the application code via the internal bus, wherein the verifier processor processes the application code using a verification function while the processor executes the application code from the memory independently of the verifier processor, and to impair the execution of the integrated circuit if the application code does not satisfy the verification function; and

an instruction monitor to be connected to the internal bus, to monitor code requests issued by the processor, and to impair the execution of the integrated circuit unless addresses of the code requests fall within a given range.

In re Patent Application of:

DELLOW ET AL.

Serial No. **10/817,148**

Filed: **APRIL 2, 2004**

20. (Canceled).

21. (Previously presented) The semiconductor integrated circuit of claim 19 wherein the given range is derived by the verifier processor during a check of the memory.

22. (Previously presented) The semiconductor integrated circuit of claim 19 wherein the application code in memory comprises a linked list; and wherein the given range is stored in a table of linked list addresses.

23. (Previously presented) The semiconductor integrated circuit of claim 19 wherein the verification processor is to impair the execution of the integrated circuit by asserting a reset signal to the processor if the application code does not satisfy the verification function within a predetermined time.

24. (Previously presented) The semiconductor integrated circuit of claim 19 wherein the verification processor includes:

an internal processor to coordinate processing of the application code using the verification function and to impair the execution of the integrated circuit if the application code does not satisfy the verification function;

In re Patent Application of:

DELLOW ET AL.

Serial No. **10/817,148**

Filed: **APRIL 2, 2004**

a code memory to be coupled to the internal processor, to store code for controlling the internal processor to process the application code, and to impair the execution of the integrated circuit if the application code does not satisfy the verification function; and

an interface circuit to be connected to the internal processor with the internal bus.

25. (Previously presented) A memory system, comprising:

a non-volatile memory to store application code; and
a semiconductor integrated circuit to execute the application code to be received from the non-volatile memory, the integrated circuit including:

a processor to execute the application code from the non-volatile memory,

an internal bus connected to the processor to provide the application code to the processor from the non-volatile memory;

a verifier processor to receive the application code via the internal bus, wherein the verifier processor processes the application code using a verification function while the processor executes the application code from the non-volatile memory independently of the verifier processor, and to render the memory system at least partly unusable if the application code does not satisfy the verification

In re Patent Application of:

DELOW ET AL.

Serial No. 10/817,148

Filed: **APRIL 2, 2004**

function, and

an instruction monitor to be connected to the internal bus, to monitor code requests issued by the processor, and to impair the execution of the integrated circuit unless addresses of the code requests fall within a given range.

26. (Canceled).

27. (Previously presented) The memory system of claim 25 wherein the given range is derived by the verifier processor during a check of the non-volatile memory.

28. (Previously presented) The memory system of claim 25 further comprising an internal memory; wherein the non-volatile memory includes a linked list for accessing the application code; and wherein the given range is stored in the internal memory of the integrated circuit as a table of linked list addresses.

29. (Previously presented) The memory system of claim 25 wherein the verification processor is to impair the execution of the integrated circuit by asserting a reset signal to the processor if the application code does not satisfy the verification function within a predetermined time.

In re Patent Application of:

DELLOW ET AL.

Serial No. **10/817,148**

Filed: **APRIL 2, 2004**

30. (Previously presented) The memory system of claim 25 wherein the verification processor includes:

- an internal processor to coordinate the processing of the application code using the verification function and to impair the execution of the integrated circuit if the application code does not satisfy the verification function;

- a code memory to be coupled to the internal processor, to store code for controlling the internal processor to process the application code, and to impair the execution of the integrated circuit if the application code does not satisfy the verification function; and

- an interface circuit to be connected to the internal processor with the internal bus.

31. (Previously presented) A method for executing application code received from an external memory via external connections, the method comprising:

- executing application code from the external memory with a processor;

- providing the application code to the processor via an internal bus;

- providing the application code to a verifier processor via the internal bus;

- continually processing the application code with the verifier processor, while the processor executes the application code independently of the verifier processor, using a verification function;

In re Patent Application of:

DELOW ET AL.

Serial No. **10/817,148**

Filed: **APRIL 2, 2004**

monitoring code requests issued by the processor with an instruction monitor; and

impairing operation of the integrated circuit if the application code does not satisfy the verification function or if addresses of the code requests fall outside a given range.

32. (Previously presented) The method of claim 31 further comprising deriving the given range with the verifier processor during a check of the external memory.

33. (Previously presented) The method of claim 31 further comprising storing the given range in an internal memory.

34. (Previously presented) The method of claim 31 further comprising:

receiving pause and stop requests at the verifier processor; and

configuring the verifier processor so that any pause and stop request is ineffective during a first check of the code.